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Abstract—This study presents an energy-efficient ultra-low
voltage standard-cell based memory in 28 nm FD-SOI. The
storage element (standard-cell latch) is replaced with a full-
custom designed latch with 50% less area. Error-free operation
is demonstrated down to 450mV @ 9MHz. By utilizing body
bias (BB) @ VDD = 0.5V performance spans from 20MHz @
BB=0V to 110MHz @ BB=1V.
I. INTRODUCTION
In the Internet of Things (IoT) era there is need for energy
efficient ultra-low voltage circuits [1]. A well-established
method to increase energy efficiency is to reduce the supply
voltage (VDD) and operate in the near-threshold (near-Vth)
region, i.e., VDD is in the vicinity of the threshold voltage
(Vth) of the transistors [2]. However, with a scaled VDD,
traditional 6 transistor (6T) SRAM macros are no longer
operational and other alternatives are required. One approach
is to use full-custom SRAMs designed for near-Vth operational
that use larger bitcells using additional transistors (8-14T)
resulting in an increased area per bit. In addition, assist
techniques for read- and/or write-operation is often used. This
approach has been evaluated by several authors over time in
different process nodes [3]–[5]. Another approach is to use a
memory synthesized from standard-cells that use D-flip flops
or latches as storage elements and read-logic implemented
using CMOS multiplexers. These memories are larger than
SRAMs for large memory capacities but have competitive
area for capacities of a few kb [6]. Furthermore, by replacing
the storage element by a full-custom cell creates a possibility
to change the characteristics of the memory as the storage
element accounts for∼ 2
3
of total memory area. Thus, replacing
a single standard-cell has a large impact of the overall memory.
II. STANDARD-CELL BASED MEMORY
A Standard-cell based memory (SCM) is an interesting
alternative to an SRAM macro for small capacity storage
arrays, e.g., register files, FIFOs, as they are highly config-
urable to specific needs with low engineering effort, i.e., word
length, number of read/write ports, word count, read/write
architecture [7]. Advantageously, SCMs are placed on the core
rows and are thus closer to the logic, which reduces wire length
and parasitic capacitance, which in turn, may lead to improved
timing and lower energy dissipation. Furthermore, read logic
implemented using standard CMOS multiplexers allows for
voltage scaling down to the near-Vth region.
Fig. 1. Architecture of full-custom latch bitcell.
A. Proposed full-custom latch
A full-custom latch was designed based on the latch pro-
posed in [6], and migrated from a 65 nm to a 28 nm FD-SOI
process, see Fig. 1. By using a pass-transistor architecture
instead of a conventional D-Latch in the standard-cell library
the transistor count is reduced from 14 to 6 transistor in the
storage element. Furthermore, the first multiplexer stage is
integrated in the standard-cell to further reduce area impact,
which leads to a total area reduction of 50%. However, due to
the voltage drop across M1 (inherently from NMOS devices
being worse at passing logic ‘1’) the write performance is
degraded. In the 28 nm FD-SOI technology a wide-range body
bias (BB) scheme allows for Vth tuning of the devices to
mitigate the performance degradation.
III. SILICON MEASUREMENTS
A prototype chip was manufactured using low-Vth (LVT)
transistors in a 28 nm FD-SOI technology featuring an 8 kb
standard-cell based memory with the proposed storage element
organized as 256words× 32 bits. A chip micrograph is shown
in Fig. 2. A reference memory using standard-cell latches
was also included to demonstrate the area reduction from
using full-custom pass-transistor latches. The standard design
occupies an area of 108× 216µm2 and the full-custom latch
design 108× 156µm2, a reduction of 38%. Correct function-
ality was verified using scan-chain interfaces and a built-in-
self-test (BIST) structure.
A. Energy Dissipation and Maximum Operating Frequency
Figure 3 shows the measured maximum frequency and the
average energy dissipation (normalized to the wordlength of
the memory) when performing read and write-accesses for
various VDD. The results demonstrate performance when zero
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Fig. 2. Chip micrograph of the manufactured standard-cell memory.
Fig. 3. Measured maximum operational frequency and energy dissipation at
scaled VDD.
body bias is applied. The lowest operational VDD (VDDmin),
0.45V, is dictated by the retention voltage.
B. Effect of Body Bias
The effect of body bias is demonstrated from measurements
at VDD = 0.5V with BB ranging from 0V to 1V, see
Table I. An 5.5× performance gain is observed resulting in
a performance span of 20MHz to 110MHz at no or marginal
increase in energy dissipation.
IV. COMPARISON WITH THE STATE OF THE ART
The manufactured memory is compared with manufactured
28 nm state-of-the-art memories, see Table II. It is seen that
the proposed standard-cell based memory achieves the lowest
average energy dissipation per bit-access and achieves the
highest frequency at 600mV. Even though the area of the
TABLE I
CHIP PERFORMANCE@ VDD = 0.5V SHOWING THE WIDE-DYNAMIC
RANGE THAT BODY BIAS (BB) ENABLES.
BB =0V BB=0.4V BB=1V
f [MHz] 20 56 110
Ebit−access [fJ] 29.6 29.6 38.5
TABLE II
COMPARISON WITH STATE-OF-THE-ART MEMORIES IN 28 NM.
ISSCC’11 [8] JSSC’14 [5] This work†
Area/bit* [µm2] 0.21 - 2.06
Bitcell 6T 10T 6T Pass-Latch
Memory size 128 kb 64 kb 8 kb
Emin/bit-access [fJ] 4375 35.9 28.5
Vmin [mV] 600 350 450
f @ 600mV [MHz] 20 13 (0.35V) 85
*Including peripheral circuits. †Measurements performed with BB = 0V.
storage element is reduced by 50% compared to the vendor
supplied standard-cell library latch, the area/bit including
peripherals is still 10× larger than the 6T SRAM macro [8].
V. CONCLUSIONS
An 8 kb standard-cell based memory with a full-custom
storage element was presented. It was shown that by replacing
a single standard-cell with a full-custom designed standard-
cell optimized for area it is possible to reduce the area/bit
by 38%. In addition, the presented memory is 4× faster at
600mV than a previously published SRAM macro and with
orders of magnitude lower energy dissipation.
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